

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7:

G01R 31/28

A1

(11) International Publication Number: WO 00/68698

(43) International Publication Date: 16 November 2000 (16.11.00)

(21) International Application Number:

PCT/US00/12472

(22) International Filing Date:

5 May 2000 (05.05.00)

(30) Priority Data:

60/133,140

7 May 1999 (07.05.99)

US

(71) Applicant: MORPHICS TECHNOLOGY INC. [US/US]; 1550 S. Bascom Avenue, Campbell, CA 95008-0638 (US).

(72) Inventor: RIEKEN, Keith; 21603 La Playa Court, Cupertino, CA 95014 (US).


(74) Agents: GALLIANI, William, S. et al.; Pennie & Edmonds LLP, 1155 Avenue of the Americas, New York, NY 10036 (US).

(81) Designated States: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published

With international search report.

(54) Title: APPARATUS AND METHOD FOR IMPLEMENTING A WIRELESS SYSTEM-ON-A-CHIP WITH A REPRO-GRAMMABLE TESTER, DEBUGGER, AND BUS MONITOR



(57) Abstract

A wireless communication system—on—a—chip (20) comprises a system bus (24), a set of fixed function processors (32) connected to the system bus (24), and reconfigurable logic (30) connected to the system bus (24). The reconfigurable logic (30) supports an operational mode and a diagnostic mode. In the operational mode, the system operates to support different air interface protocols and data rates. In the diagnostic mode, the system alternately tests the system, debugs the system, and monitors bus activity within the system.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

Albania	ES	Spain	LS	Lesotho	SI	Slovenia
		- P	1.5	LESOLIIO	31	Siovenia
Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
Austria	FR	France	LU	Luxembourg	SN	Senegal
Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
Nzerbaijan	GB ·	United Kingdom	MC	Monaco	TD	Chad
Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
Belgium	GN	Guinea'	MK	The former Yugoslav	TM	Turkmenistan
Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
Benin	(E	Ireland	MN	Mongolia	UA	Ukraine
Brazil	IL	Israel	MR	Mauritania	UG	Uganda
Belarus	IS	Iceland	MW	Malawi	US	United States of America
Canada	IT	ltaly	MX	Mexico	UZ	Uzbekistan
Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
Congo	KE	Kenya .	NL	Netherlands '	YU	Yugoslavia
Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
Cameroon		Republic of Korea	PL	Poland		
China	KR	Republic of Korea	PT	Portugal		
Cuba	KZ	Kazakstan	RO	Romania		
Czech Republic	LC	Saint Lucia	RU	Russian Federation		
Germany	LI	Liechtenstein	SD	Sudan		
Denmark	LK	Sri Lanka	SE	Sweden		•
Estonia	LR	Liberia	SG	Singapore		
	Austria Australia Azerbaijan Josnia and Herzegovina Barbados Belgium Burkina Faso Bulgaria Benin Brazil Belarus Canada Central African Republic Congo Switzerland Côte d'Ivoire Cameroon China Cuba Czech Republic Germany Denmark	Austria FR Australia GA Auzerbaijan GB Auzerbaijan GN Barbados GII Barbados GR Bulgaria HU Benin IE Brazil IL Belarus IS Canada IT Central African Republic JP Congo KE Gwitzerland KG Côte d'Ivoire KP Cameroon China KR Cuba KZ Czech Republic LC Germany LI Denmark LK	Austria FR France Australia GA Gabon Azerbaijan GB United Kingdom Azerbaijan GE Georgia Barbados GII Ghana Belgium GN Guinea Burkina Faso GR Greece Bulgaria HU Hungary Benin IE Ireland Brazil IL Israel Belarus IS Iceland Canada IT Italy Central African Republic JP Japan Congo KE Kenya Switzerland KG Kyrgyzstan Cote d'Ivoire KP Democratic People's Cameroon China KR Republic of Korea China KR Republic of Korea Cuba KZ Kazakstan Ceermany L1 Liechtenstein Cenmany L1 Liechtenstein Conmark LK Sri Lanka	Austria FR France LU Australia GA Gabon LV Australia GA Gabon LV Auzerbaijan GB United Kingdom MC Auzerbaijan GE Georgia MD Barbados GII Ghana MG Belgium GN Guinea MK Burkina Faso GR Greece Bulgaria HU Hungary ML Benin IE Ireland MN Brazil IL Israel MR Belarus IS Iceland MW Canada IT Italy MX Central African Republic JP Japan NE Congo KE Kenya NL Switzerland KG Kyrgyzstan NO Cote d'Ivoire KP Democratic People's NZ Cameroon REPUBLIC OF KOREA PL Cameroon REPUBLIC OF KOREA PT Cuba KZ Kazakstan RO Ceech Republic LC Saint Lucia RU Germany L1 Liechtenstein SD Denmark LK Sri Lanka SE	Austria FR France LU Luxembourg Australia GA Gabon LV Latvia Auzerbaijan GB United Kingdom MC Monaco Auzerbaijan GE Georgia MD Republic of Moldova Barbados GII Ghana MG Madagascar Belgium GN Guinea MK The former Yugoslav Barkina Faso GR Greece Republic of Macedonia Bulgaria HU Hungary ML Mali Benin IE Ireland MN Mongolia Brazil IL Israel MR Mauritania Belarus IS Iceland MW Malawi Canada IT Italy MX Mexico Central African Republic JP Japan NE Niger Congo KE Kenya NL Netherlands Switzerland KG Kyrgyzstan NO Norway Cote d'Ivoire KP Democratic People's NZ New Zealand Cameroon Republic of Korea PL Poland Cameroon Republic of Korea PL Portugal Catech Republic LC Saint Lucia RU Russian Federation Germany L1 Liechtenstein SD Sudan Denmark Company Cote Cameroon Cermany L1 Liechtenstein SD Sudan Denmark Cote Suitan Lucia RU Russian Federation Company Cote Cameroon Cote Company L1 Liechtenstein SD Sudan Cote Suitan Lucia RU Russian Federation Cotemany L1 Liechtenstein SD Sudan Cotemany L1 Liechtenstein SD Sudan	Austria FR France LU Luxembourg SN Australia GA Gabon LV Latvia SZ Auzerbaijan GB United Kingdom MC Monaco TD Bosnia and Herzegovina GE Georgia MD Republic of Moldova TG Garbados GII Ghana MG Madagascar TJ Belgium GN Guinea MK The former Yugoslav TM Burkina Faso GR Greece Republic of Macedonia TR Bulgaria HU Hungary ML Mali TT Benin IE Ireland MN Mongolia UA Brazil IL Israel MR Mauritania UG Belarus IS Iceland MW Malawi US Canada IT Italy MX Mexico UZ Central African Republic JP Japan NE Niger VN Congo KE Kenya NL Netherlands YU Switzerland KG Kyrgyzstan NO Norway ZW Cote d'Ivoire KP Democratic People's NZ New Zealand Cameroon Republic of Korea PL Poland China KR Republic of Korea PL Poland Cameroon LL Liechtenstein SD Sudan Cermany L1 Liechtenstein SD Sudan Cermany Central Later Later SI Lanka SE Sweden Cermany Central Later Later Republic Cermany L1 Liechtenstein SD Sudan Central Later L

APPARATUS AND METHOD FOR IMPLEMENTING A WIRELESS SYSTEM-ON-A-CHIP WITH A REPROGRAMMABLE TESTER, DEBUGGER, AND BUS MONITOR

This application claims priority to provisional patent application Serial Number 60/133.140 filed May 7, 1999.

BRIEF DESCRIPTION OF THE INVENTION

This invention relates generally to wireless communications. More particularly, this invention relates to a wireless communications system implemented on a single chip, which includes a reprogrammable tester, debugger, and bus monitor.

BACKGROUND OF THE INVENTION

A substantial obstacle to implementing a wireless communications system on a single chip is the problem of testing and debugging such an embedded system.

Testing of a system-on-a-chip ensures the integrity of the manufacturing process by identifying manufacturing faults through the use of well-defined vector sets applied to the chip after production. These vectors can be defined using several techniques, such as ATPG (Automatic Test Pattern Generation), embedded logic BIST (Built-in-Self-Test) or embedded RAM BIST. The type of technique selected dictates the use of a specific hardware structure to implement the testing function.

Debugging of embedded software within embedded processors requires additional hardware resources to enable single-cycle execution, instruction insertion

and break pointing techniques. Hardware resources that are required to support these functions are typically dedicated solely to these functions.

Another function required for today's embedded wireless systems is the ability to monitor the traffic which occurs on an embedded, shared system bus. Today, the function is usually implemented with dedicated hardware structures which "snoop" for and record specific types of bus transactions. This information can then be exported and used to tune the bus bandwidth requirements of the system.

Thus, current techniques to test, debug and monitor an embedded processor require dedicated hardware and are limited in capability. Accordingly, it would be highly desirable to provide a technique for testing, debugging, and bus monitoring of a wireless communications system-on-a-chip.

SUMMARY OF THE INVENTION

A wireless communication system-on-a-chip comprises a system bus, a set of fixed function processors connected to the system bus, an embedded processor connected to the system bus, and reconfigurable logic connected to the system bus. The reconfigurable logic supports an operational mode and a diagnostic mode. In the operational mode, the system operates to support different air interface protocols and data rates. In the diagnostic mode, the system alternately tests the system, debugs the 20 system, and monitors bus activity within the system.

The invention includes a reconfigurable controller with a configuration and test controller and reconfigurable logic. The reconfigurable logic supports testing operations in a first mode, debugging operations in a second mode, and bus monitoring operations in a third mode.

The invention uses a reprogrammable fabric for a multitude of temporal functions which occur at different times in the product life cycle. Testing occurs at the time of manufacturing, debugging occurs during bring-up, and bus monitoring may occur to tune the system performance over the life of the product. By leveraging the same reconfigurable logic on the chip, all these functions are implemented in the same logic, assuming the proper signal interfaces are defined prior to production.

15

BRIEF DESCRIPTION OF THE DRAWINGS

For a better understanding of the invention, reference should be made to the following detailed description taken in conjunction with the accompanying drawings, in which:

5 FIGURE 1 illustrates an embedded reprogrammable logic system architecture in accordance with an embodiment of the invention.

FIGURE 2 illustrates a reprogrammable test controller in accordance with an embodiment of the invention.

FIGURE 3 illustrates a debug control architecture in accordance with an embodiment of the invention.

FIGURE 4 illustrates an embedded processor core and reprogrammable logic system architecture in accordance with another embodiment of the invention.

FIGURE 5 illustrates a reprogrammable embedded processor debugger in accordance with an embodiment of the invention.

FIGURE 6 illustrates an embedded system bus and reprogrammable logic system architecture in accordance with an embodiment of the invention.

FIGURE 7 illustrates a reprogrammable system bus monitoring architecture in accordance with an embodiment of the invention.

Like reference numerals refer to corresponding parts throughout the drawings.

20

DETAILED DESCRIPTION OF THE INVENTION

Figure 1 illustrates an embedded reprogrammable logic system architecture 20 in accordance with an embodiment of the invention. The system 20 includes a programmable controller 22 attached to a system bus 24. Also attached to the system bus 24 are shared memory 26, a DSP 28, reprogrammable fabric 30, and fixed ASIC logic 32. As shown below, the programmable controller 22 and the DSP 28 may be combined to form a single embedded processor. The fixed ASIC logic may itself be parameterizable through a set of configuration registers. These configuration registers can be programmed after reset using the existing scan chain logic with minimal overhead.

Figure 2 illustrates the architecture 23 of individual components of Figure 1.

In particular. Figure 2 illustrates a Configuration and Test Controller 40 corresponding

to the programmable controller 22. Reprogrammable Logic 42 corresponding to reprogrammable fabric 30, and fixed function logic blocks 46 corresponding to fixed ASIC logic 32.

The Reprogrammable Logic (RL) 42 contains the necessary programming memory used for the configuration of individual test controllers, each of which is controlled by the CTC 40. The system 23 also includes a boundary scan chain (BSC) 44 for testing the reprogrammable logic and multiple external fixed logic blocks (FLBs) 46 with serial scan chain access from the reprogrammable logic 42. Access to peripheral clocks is through a global clock controller (GCC) 48. External access to the CTC 40 is through a well defined serial/parallel interface 50, such as the Joint Test Access Group (JTAG) standard.

The CTC 40 provides the functionality to test the reprogrammable fabric hardware for manufacturing faults through the use of the boundary scan and configuration logic of the fabric. Additionally, the CTC 40 is used to configure the reprogrammable fabric to a well-defined function through the application of configuration bits supplied through the external interface 50.

The reprogrammable fabric or RL 42 in Figure 2 is a hardware structure and associated configuration memory that provides varying functionality depending on the state of the configuration memory. In one embodiment, the hardware structure consists of programmable functional units which are connected via reconfigurable interconnect modules.

The fixed logic blocks 46 are dedicated hardware resources to support baseband processing functions, such as equalization, despreading/demodulation, combining or channel decoding. The fixed logic blocks 46 are dedicated, parameterized processing kernels which can be configured to accommodate multiple algorithmic realization of baseband processing functions. The GCC 48 provides the necessary control over the clocking structures to the fixed logic blocks to enable the scan chain access to these blocks.

Individual test controllers 52 for independent fixed logic blocks can be chosen based on the requirements of the associated fixed logic block. Reprogrammability provides support for most standard test strategies. By way of example, individual test controllers 52A-52C are provided to support the following strategies. First, a RAM

BIST (RSC#1. RSC#4) strategy is supported. This strategy is based on Linear Feedback Shift Registers (LFSRs), walking-one's or alternative algorithms. RAM BIST is preferably used to verify functionality on all-layer RAM implementations. The RAM BIST controller performs address generation for each word of the RAM to be tested, data generation and data comparison. The control first walks through the RAM addresses writing specific data into each word location. The second pass through the RAM is used to read out the contents previously written and compare against the expected value. Many different patterns may be employed to improve the coverage of all types of likely manufacturing faults which can occur in the RAM.

Second, a LOGIC BIST (RSC#2) strategy is supported. LOGIC BIST is a technique similar to RAM BIST, using LFSRs in conjunction with signature analysis to verify proper functioning of isolated logic blocks. The logic BIST controller is used to generate a specific pseudo-random sequence which is applied to the inputs of a given functional block. The outputs from the functional block are then compared against a known "signature" of the function which is expected at the outputs. Any mismatch relative to the expected signature is likely to be the result of a manufacturing defect.

Third, test vectors are also supported. VECTORS (RSC#3) provide a full or partial Automatic Test Pattern Generation (ATPG) capability which may be parallelized across multiple scan chains in the reprogrammable logic. The ATPG vector controller is a local scan chain controller which provides a mechanism for serially scanning into a fixed logic block, issuing a single clock cycle (in conjunction with the GCC 48 block) and scanning out the actual results for external comparison. If the inputs of the block are controllable by this controller and the outputs are observable, then full or partial scan techniques may be employed in isolation to increase the coverage in finding manufacturing faults in the silicon.

Upon completion of manufacturing test, the individual test controllers 52 may be removed and replaced with a debug control (DC) circuit 60, as shown in Figure 3. This is accomplished by providing not only the test interface signals into the reprogrammable interconnect mesh 42, but by also providing any necessary debug interface signals into the same mesh. Thus, depending on the current configuration, either set of control signals may be accessed at a given time.

. . . 10-

The debug control circuit 60 and associated support software provides visibility into the internal state of the fixed logic blocks 46 of static devices (clocks can be disabled and state retained). The debug control circuit is a device for monitoring and reporting specified events within a well-defined logic block. Prior to circuit fabrication, certain probe points must be established and the data selection provided to enable the debugging control function. The controller is responsible for selecting the correct event to monitor at any given time and reporting specific information (such as the total time of the event, as indicated by a counter mechanism). The reconfigurable fabric is flexible enough to allow the debug controller to evolve over time. The access probe points, however, need to be defined a priori and propagated to the reconfigurable interconnect mesh interface.

The controller 22 provides at least three important advantages for system designers. First, the controller 22 minimizes the amount of fixed logic resources necessary for testing complex system-on-a-chip applications (typically represented by an approximately 5% overhead in controller logic resources/die area). Second, the system 22 provides flexibility in test program generation by supporting multiple test techniques. Third, the system 22 enables improved debugging and field diagnostics capabilities.

Figure 4 illustrates an embedded processor core and reprogrammable logic system architecture 100 in accordance with another embodiment of the invention. The system 100 includes an embedded processor 102 connected to a system bus 104. A reprogrammable fabric 106 and shared memory 108 are also connected to the system bus 104.

Figure 4 represents a subset system (without a DSP) for demonstration of another temporal function which may be employed in conjunction with embedded processors or DSPs. The function is dependent on having necessary control and observation internal to the embedded processor to enable functions, such as break pointing or single-stepping the processor. Again, the necessary signals to the processor (or DSP), must be known a priori and propagated to the programmable interconnect mesh for use by the reconfigurable logic in implementing the processor debugger functions.

20

25

Figure 5 illustrates a generic architecture for a reprogrammable embedded processor debugger 102. The system 102 consists of a configuration and test controller (CTC) 110, which includes a serial JTAG interface 112 for external control, the embedded target application reprogrammable logic (RL) 114, which contains necessary programming memory (used for configuration of the actual debugger logic), a boundary scan chain (BSC) 116 for testing the reprogrammable logic 114, and a hardwired interface to necessary bus/processor core signals. Individual embedded core and bus architectures will dictate the final hardwire interface requirements.

This architecture provides support for standard debugging functionality and is only limited by the reprogrammable logic input/output requirements for the final (resident) application and the access to necessary core interface control signals to enable the debugging capabilities. For example, single stepping requires a static core (does not change state when a global disable signal is asserted from the debugger, i.e., a clock enable) while instruction insertion requires an interface which allows full instructions to be multiplexed into the instruction fetch logic of the core for further execution. Finally, breakpoint capabilities may require some additional logic in the core to detect breakpointed instructions or data fetches. These functions are represented generically with the following logic blocks.

block 118 establishes interface logic associated with the embedded processor core to support the debugging functions to the core. Second, there is a DBG_CNTL block 122 in the reprogrammable logic 114. The DBG_CNTL block 122 is a controller which allows the external JTAG interface to control and observe the registers contained in the RL debugger logic. This allows the breakpoint registers to be setup, bus or control signals to be monitored and serially scanned out, and the scanning in of new instructions. Third, there are blocks BLO 124 and BL1 126 in the reprogrammable logic 114. These blocks operate as breakpoint units which compare data/address/control values from the bus and core to determine when a breakpoint has occurred. Upon completion of any temporal debugging functions, the reprogrammable logic 114 is then configured for its final, resident application.

Those skilled in the art will appreciate that this embodiment of the invention provides a debugger with significant run-time visibility and debug capability. The

architecture minimizes dedicated hardware for runtime debugging support in embedded processors. In addition, the architecture provides post-manufacturing configurability of debugging resources.

Figure 6 illustrates an embedded system bus and reprogrammable logic system architecture 150 in accordance with another embodiment of the invention. The system 150 includes a reprogrammable device 152 connected to a system bus 154. A set of devices 156A through 156N are also attached to the system bus 154. A bus bridge 158 is also attached to the system bus 154.

Figure 7 illustrates a generic architecture for a reprogrammable bus monitoring function in accordance with the system of Figure 6. The system 152 includes a configuration and test controller (CTC) 160, which includes a serial JTAG interface 162. The system of Figure 7 also includes embedded target application reprogrammable logic 164, which contains necessary programming memory (used for configuration of the actual bus monitoring function), a boundary scan chain (BSC) 166 for testing the reprogrammable logic, and a hardwired interface to necessary system bus signals. As with previous embodiments, individual bus architectures dictate the final hardwire interface requirements.

This architecture provides support for standard bus monitoring/control functionality and is only limited by the reprogrammable logic 164 input/output requirements for the final (resident) application, the amount of reprogrammable logic 164 available for use in monitoring/controlling logic, and the access to necessary system bus interface signals. For example, fault insertion can be accomplished by configuring the reprogrammable logic 164 to mimic the behavior of a compatible bus interface controller. The fault can then be generated through programming a temporary driver application to generate the fault on the bus interface. Pure monitoring functions can be programmed into the reprogrammable logic 164 and then be scanned out through the JTAG interface 162. These functions are represented generically with the following logic blocks.

First. BMF block 170 is the programmable bus monitoring function which counts active/idle cycles. determines target/initiators of transactions, and enables the captured data to be scanned out to the JTAG interface. Second, the BIF block 172 is a reprogrammable implementation of the bus interface that enables the reprogrammable

logic to appear as either a master or a slave on the system bus. The TIRL block 174 is the transaction initiation/response logic which enables the reprogrammable logic 164 to appear as a temporary application on the bus. Thus, the block is capable of initiating or responding to transactions and asserting or monitoring bus faults on the embedded system bus.

Upon completion of any temporal bus monitoring/control functions, the reprogrammable logic 164 is then configured for its final, resident application. This embodiment of the invention provides bus monitoring and control functions for runtime monitoring and system debug operations. The invention has a configurable architecture that supports independent bus interface standards. Further, the invention provides flexible control functions and user-defined monitoring and control capability. The invention minimizes dedicated hardware necessary to provide run time bus monitoring and control in embedded bus systems. Finally, the invention provides post-manufacturing configurability of bus monitoring and control resources.

Observe that the invention uses serial scan chains to provide run-time configuration and run-time debug observability and controllability of configurable ASIC logic blocks. Serial scan chains have traditionally been limited to the context of manufacturing tests. The invention uses serial scan chains to read, modify and write the state of the ASIC (including tables, multiplexor controls, state machines.

20 reconfigurable datapaths, memories, sequential state elements, and any other volatile storage) as a method for performing run-time configuration, alternative algorithm selection, and run-time debug.

The foregoing description, for purposes of explanation, used specific nomenclature to provide a thorough understanding of the invention. However, it will be apparent to one skilled in the art that the specific details are not required in order to practice the invention. In other instances, well known circuits and devices are shown in block diagram form in order to avoid unnecessary distraction from the underlying invention. Thus, the foregoing descriptions of specific embodiments of the present invention are presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, obviously many modifications and variations are possible in view of the above teachings. The embodiments were chosen and described in order to best explain the

principles of the invention and its practical applications, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the following claims and their equivalents.

IN THE CLAIMS:

A reconfigurable controller, comprising:
 a configuration and test controller; and

- reconfigurable logic connected to said configuration and test controller, said reconfigurable logic supporting testing operations in a first mode, debugging operations in a second mode, and bus monitoring operations in a third mode.
- The reconfigurable controller of claim 1 wherein said configuration and test
 controller includes a Joint Test Access Group (JTAG) interface.
 - 3. The reconfigurable controller of claim 1 wherein said reconfigurable logic supports a Random Access Memory Built In Self Test (RAM BIST) function during said first mode.

15

- 4. The reconfigurable controller of claim 1 wherein said reconfigurable logic supports a Logic Built In Self Test (Logic BIST) function during said first mode.
- The reconfigurable controller of claim 1 wherein said reconfigurable logic
 monitors and reports specified events occurring in connection with fixed logic blocks and static devices during said second mode.
 - 6. The reconfigurable controller of claim 1 wherein said reconfigurable logic supports a bus monitoring function during said third mode.

- 7. The reconfigurable controller of claim 1 wherein said reconfigurable logic supports a bus emulator function during said third mode.
- 8. The reconfigurable controller of claim 1 wherein said reconfigurable logic supports transaction initiation/response logic during said third mode.

9. The reconfigurable controller of claim 1 further comprising a boundary scan chain positioned between said configuration and test controller and said reconfigurable logic.

5 10. A wireless communication system-on-a-chip, comprising:
system bus;
a set of fixed function processors connected to said system bus;
an embedded processor connected to said system bus; and
reconfigurable logic connected to said system bus, said reconfigurable logic

supporting an operational mode and a diagnostic mode.

- 11. The wireless communication system of claim 10 wherein said set of fixed function processors support baseband processing.
- 15 12. The wireless communication system of claim 10 wherein said reconfigurable logic supports an operational mode for different air interface protocols and data rates.
 - 13. The wireless communication system of claim 10 wherein said reconfigurable logic supports a diagnostic mode to debug embedded software.

- 14. The wireless communication system of claim 10 wherein said reconfigurable logic supports a diagnostic mode to debug fixed function circuits.
- 15. The wireless communication system of claim 10 wherein said reconfigurable logic supports a diagnostic testing mode.
 - 16. The wireless communication system of claim 10 wherein said reconfigurable logic supports a diagnostic bus monitoring mode.
- 30 17. A method of operating a wireless communication device, comprising: configuring reprogrammable logic of a wireless communication device for an operational mode; and

PCT/US00/12472 WO 00/68698

re-configuring said reprogrammable logic for a diagnostic mode.

18. The method of claim 17 wherein said re-configuring step includes the step of re-configuring said reprogrammable logic for a debugging diagnostic mode.

5

19. The method of claim 18 wherein said re-configuring step includes the step of re-configuring said reprogrammable logic for a debugging diagnostic mode which utilizes serial scan chains for debugging.


10 20. The method of claim 17 wherein said re-configuring step includes the step of re-configuring said reprogrammable logic for a diagnostic testing mode.

21. The method of claim 20 wherein said re-configuring step includes the step of re-configuring said reprogrammable logic for a diagnostic testing mode which utilizes serial scan chains for testing.

. . 15

22. The method of claim 17 wherein said re-configuring step includes the step of re-configuring said reprogrammable logic for a diagnostic bus monitoring mode.

20 23. The method of claim 22 wherein said re-configuring step includes the step of re-configuring said reprogrammable logic for a diagnostic bus monitoring mode which utilizes serial scan chains for monitoring.








Fig. 2











Fig. 5






Fig. 7

THIS PAGE BLANK (USPTO)

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

☐ OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

THIS PAGE BLANK (USPTO)